

# FM24C256A 2-Wire Serial EEPROM

**Data Sheet** 

Sep.2023

#### **Shanghai Fudan Microelectronics Group Company Limited**



INFORMATION IN THIS DOCUMENT IS INTENDED AS A REFERENCE TO ASSIST OUR CUSTOMERS IN THE SELECTION OF SHANGHAI FUDAN MICROELECTRONICS GROUP CO., LTD PRODUCT BEST SUITED TO THE CUSTOMER'S APPLICATION AND SHANGHAI FUDAN MICROELECTRONICS GROUP CO., LTD DOES NOT GUARANTEE THE AUTHENTICITY AND INTEGRITY OF THE INFORMATION.

INFORMATION DO NOT CONVEY ANY LICENSE UNDER ANY INTELLECTUAL PROPERTY RIGHTS, OR ANY OTHER RIGHTS, BELONGING TO SHANGHAI FUDAN MICROELECTRONICS GROUP CO., LTD OR A THIRD PARTY.

WHEN USING THE INFORMATION CONTAINED IN THIS DOCUMENTS, PLEASE BE SURE TO EVALUATE ALL INFORMATION AS A TOTAL SYSTEM BEFORE MAKING A FINAL DECISION ON THE APPLICABILITY OF THE INFORMATION AND PRODUCTS. PURCHASERS ARE SOLELY RESPONSIBLE FOR THE CHOICE, SELECTION AND USE OF THE SHANGHAI FUDAN MICROELECTRONICS GROUP CO., LTD PRODUCTS AND SERVICES DESCRIBED HEREIN, AND SHANGHAI FUDAN MICROELECTRONICS GROUP CO., LTD ASSUMES NO LIABILITY WHATSOEVER RELATING TO THE CHOICE, SELECTION OR USE OF THE SHANGHAI FUDAN MICROELECTRONICS GROUP CO., LTD PRODUCTS AND SERVICES DESCRIBED HEREIN. UNLESS EXPRESSLY APPROVED IN WRITING BY AN AUTHORIZED SHANGHAI FUDAN MICROELECTRONICS GROUP CO., LTD PRODUCTS ARE NOT RECOMMENDED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE.

FUTURE ROUTINE REVISIONS WILL OCCUR WHEN APPROPRIATE, WITHOUT NOTICE. CONTACT SHANGHAI FUDAN MICROELECTRONICS GROUP CO., LTD SALES OFFICE TO OBTAIN THE LATEST SPECIFICATIONS AND BEFORE PLACING YOUR PRODUCT ORDER. PLEASE ALSO PAY ATTENTION TO INFORMATION PUBLISHED BY SHANGHAI FUDAN MICROELECTRONICS GROUP CO., LTD BY VARIOUS MEANS, INCLUDING SHANGHAI FUDAN MICROELECTRONICS GROUP CO., LTD HOME PAGE (HTTP://WWW.FMSH.COM/).

PLEASE CONTACT SHANGHAI FUDAN MICROELECTRONICS GROUP CO., LTD LOCAL SALES OFFICE FOR THE SPECIFICATION REGARDING THE INFORMATION IN THIS DOCUMENT OR SHANGHAI FUDAN MICROELECTRONICS GROUP CO., LTD PRODUCTS.

#### **Trademarks**

Shanghai Fudan Microelectronics Group Co., Ltd name and logo, the "复旦" logo are trademarks or registered trademarks of Shanghai Fudan Microelectronics Group Co., Ltd or its subsidiaries in China.

Shanghai Fudan Microelectronics Group Co., Ltd, Printed in the China, All Rights Reserved.



### **Description**

The FM24C256A provides 262,144 bits of serial electrically erasable and programmable read-only memory (EEPROM) organized as 32,768 words of 8 bits each. The device's cascadable feature allows up to 8 devices to share a common 2-wire bus. The device is optimized for use in many industrial and commercial applications where low-power and low-voltage operations are essential.

#### **Features**


- Low Operation Voltage: Vcc = 1.7V to 5.5V
- Internally Organized: 32,768 x 8
- 2-wire Serial Interface
- Schmitt Trigger, Filtered Inputs for Noise Suppression
- Bi-directional Data Transfer Protocol
- 1MHz (2.5V, 5.5V) and 400 kHz (1.7V) Compatibility
- Write Protect Pin for Hardware Data Protection
- 64-byte Page Write Modes (Partial Page Writes are Allowed)
- Self-timed Write Cycle (5 ms max)
- Operating Temperature range: -40°C to +85°C
- High-reliability
  - Endurance: 1,000,000 Write Cycles
  - Data Retention: 40 Years
- PDIP8 Package (RoHS Compliant)
- SOP8, TSSOP8, MSOP8, TDFN8 Packages (RoHS Compliant and Halogen-free)

### **Absolute Maximum Ratings**


Ambien Operating Temperature (Plastic Package)	-55°C to +125°C
Ambient Operating Temperature (Module Package)	-20°C to +60°C
Storage Temperature (Plastic Package)	-65°C to +150°C
Storage Temperature (Module Package)	-25°C to +70°C
Voltage on Any Pin with Respect to Ground	-1.0V to +7.0V
Maximum Operating Voltage	6.25V
DC Output Current	5.0 mA


\*NOTICE: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification are not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### **Packaging Type**



PDIP8






### **Pin Configurations**

Pin Name	Function	
A0~A2	Device Address Inputs	
SDA	Serial Data Input/Output	
SCL	Serial Clock Input	
WP	Write Protect	
Vcc	Power Supply	
GND	Ground	
NC	Not Connect	



Figure 1. Block Diagram





### **Pin Description**

**SERIAL CLOCK (SCL):** The SCL input is used to positive edge clock data into each EEPROM device and negative edge clock data out of each device.

**SERIAL DATA (SDA):** The SDA pin is bi-directional for serial data transfer. This pin is open-drain driven and may be wire-ORed with any number of other open-drain or open-collector devices.

**DEVICE/PAGE ADDRESSES (A2, A1, A0):** The A2, A1 and A0 pins are device address inputs that are hardwired or left not connected for hardware compatibility with other FM24CXX devices. When the pins are hardwired, as many as eight 256K devices may be addressed on a single bus system (device

addressing is discussed in detail under the Device Addressing section). If the pins are left floating, the A2, A1 and A0 pins will be internally pulled down to GND if the capacitive coupling to the circuit board Vcc plane is <3pF, if coupling is >3pF, FMSH recommends connecting the address pins to GND.

WRITE PROTECT (WP): The FM24C256A has a Write Protect pin that provides hardware data protection. The WP pin allows normal write operations when connected to ground (GND). When the Write Protect pin is connected to  $V_{CC}$ , all write operations to the memory are inhibited.

### **Write Protect Description**

WP Pin Status	Part of the Memory Protected	
WP PIII Status	FM 24C256A	
WP=V <sub>CC</sub>	Full (256K) Memory	
WP=GND	Normal Read/Write Operations	

### **Memory Organization**

**FM24C256A, 256K SERIAL EEPROM:** Internally organized with 512 pages of 64 bytes each. Random word addressing requires a 15-bit data word address.



### **Pin Capacitance**

SYMBOL	PARAMETER	CONDITIONS	Max	Units
C <sub>IN</sub> <sup>(1)</sup>	Input Capacitance	$V_{IN} = 0V, f = 1MHz$	6	pF
C <sub>OUT</sub> <sup>(1)</sup>	Output Capacitance	$V_{OUT} = 0V, f = 1MHz$	8	pF

Note: 1. This parameter is characterized and is not 100% tested.

### **DC Characteristics**

Applicable over recommended operating range from:  $T_A = -40^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$ ,  $V_{CC} = +1.7\text{V}$  to +5.5V, (unless otherwise noted).

Symbol	Parameter	Test Condition	Min	Тур	Max	Units
Vcc	Supply Voltage		1.7		5.5	V
I <sub>CC1</sub>	Supply Current	V <sub>CC</sub> = 5.0V, Read at 400KHz		0.4	1.0	mA
Icc2	Supply Current	V <sub>CC</sub> = 5.0V, Write at 400KHz		2.0	3.0	mA
I <sub>SB1</sub>	Standby Current	$V_{CC} = 1.7V$ , $V_{IN} = V_{CC}/V_{SS}$			1.0	μA
I <sub>SB2</sub>	Standby Current	$V_{CC} = 5.5V$ , $V_{IN} = V_{CC}/V_{SS}$			6.0	μA
ILI	Input Leakage Current	V <sub>IN</sub> = V <sub>CC</sub> /V <sub>SS</sub>		0.10	3.0	μA
ILO	Output Leakage Current	V <sub>OUT</sub> = V <sub>CC</sub> /V <sub>SS</sub>		0.05	3.0	μA
V <sub>IL</sub> <sup>1</sup>	Input Low Level		-0.6		Vcc x 0.3	V
V <sub>IH</sub> <sup>1</sup>	Input High Level		Vcc x 0.7		V <sub>CC</sub> + 0.5	V
V <sub>OL2</sub>	Output Low Level 2	$V_{CC} = 3.0V$ , $I_{OL} = 2.1$ mA			0.4	V
V <sub>OL1</sub>	Output Low Level 1	$V_{CC} = 1.7V$ , $I_{OL} = 0.15$ mA			0.2	V

Note: 1.  $V_{IL}$  min and  $V_{IH}$  max are reference only and are not tested.



#### **AC Characteristics**

Applicable over recommended operating range from:  $T_A = -40$ °C to +85°C,  $V_{CC} = +1.7$ V to +5.5V, CL = 100 pF (unless otherwise noted). Test conditions are listed in Note 2.

Cymphal	vmbol Parameter		volt	2.5-	volt	5.5-	volt	Unito
Symbol	Parameter	Min	Max	Min	Max	Min	Max	Units
f <sub>SCL</sub>	Clock Frequency, SCL		400		1000		1000	kHz
t <sub>LOW</sub>	Clock Pulse Width Low	1.3		0.40		0.4		μs
t <sub>HIGH</sub>	Clock Pulse Width High	0.6		0.40		0.4		μs
tı <sup>1</sup>	Noise Suppression Time		100		50		50	ns
t <sub>AA</sub>	Clock Low to Data Out Valid	0.05	0.9	0.05	0.55	0.05	0.55	μs
t <sub>BUF</sub> 1	Time the bus must be free before a new transmission can Start	1.3		0.5		0.5		μs
thd.sta	Start Hold Time	0.6		0.25		0.25		μs
<b>t</b> su.sta	Start Setup Time	0.6		0.25		0.25		μs
thd.dat	Data In Hold Time	0		0		0		μs
tsu.dat	Data In Setup Time	100		100		100		ns
$t_R$	Inputs Rise Time <sup>1</sup>		0.3		0.3		0.3	μs
t⊦	Inputs Fall Time <sup>1</sup>		300		100		100	ns
t <sub>su.sto</sub>	Stop Setup Time	0.6		0.25		0.25		μs
t <sub>DH</sub>	Data Out Hold Time	50		50		50		ns
t <sub>WR</sub>	Write Cycle Time		5		5		5	ms
Endurance <sup>1</sup>	3.3V, 25°C, Page Mode			1,000,000	0			Write Cycles

Notes: 1. This parameter is characterized and is not 100% tested.

2. AC measurement conditions:

RL (connects to  $V_{CC}$ ): 1.3 k $\Omega$ 

Input pulse voltages: 0.3 Vcc to 0.7 Vcc

Input rise and fall times: ≤ 50 ns

Input and output timing reference voltages: 0.5 V<sub>CC</sub>



### **Device Operation**

**CLOCK and DATA TRANSITIONS:** The SDA pin is normally pulled high with an external device. Data on the SDA pin may change only during SCL low time periods (refer to **Figure 4**). Data changes during SCL high periods will indicate a start or stop condition as defined below.

**START CONDITION:** A high-to-low transition of SDA with SCL high is a start condition which must precede any other command (refer to **Figure 5**).

**STOP CONDITION:** A low-to-high transition of SDA with SCL high is a stop condition. After a read sequence, the stop command will place the EEPROM in a standby power mode (refer to **Figure 5**).

**ACKNOWLEDGE:** All address and data words are serially transmitted to and from the EEPROM in 8-bit

words. The EEPROM sends a zero during the ninth clock cycle to acknowledge that it has received each word.


**STANDBY MODE:** The FM24C256A features a low-power standby mode which is enabled: (a) upon power-up and (b) after the receipt of the stop bit and the completion of any internal operations.

**Memory RESET:** After an interruption in protocol, power loss or system reset, any 2-wire part can be reset in following these steps:

- 1. Clock up to 9 Cycles,
- 2. Look for SDA high in each cycle while SCL is high and then,
- 3. Create a start condition as SDA is high.

### **Bus Timing**


Figure 2. SCL: Serial Clock, SDA: Serial Data I/O





### **Write Cycle Timing**

Figure 3. SCL: Serial Clock, SDA: Serial Data I/O



Note: 1. The write cycle time twR is the time from a valid stop condition of a write sequence to the end of the internal clear/write cycle.

Figure 4. Data Validity




Figure 5. Start and Stop Definition








Figure 6. Output Acknowledge



### **Power-up Timing**

Figure 7. Vcc Ramp Up and Ramp Down



Symbol	Parameter	Test Condition	Min	Max	Units
<b>t</b> R1	Power on time from 0V			20	ms
t <sub>R2</sub>	Power on time from V <sub>BOT</sub>	V <sub>BOT</sub> ≤0.2V		5	ms
<b>t</b> off	power cycle off time		50		ms
tinit	Time from power on to first command		100		us
<b>V</b> <sub>BOT</sub>	Power Off threshold for the next power on cycle	No ringback above V <sub>POFF</sub>		0.2	V

Note: VCC must rise monotonically without ringback.

#### Shanghai Fudan Microelectronics Group Company Limited



### **Device Addressing**

The 256K EEPROM device requires a 8-bit device address word following a start condition to enable the chip for a read or write operation (refer to **Figure 8**).

The device address word consists of a mandatory one, zero sequence for the first four most significant bits as shown. This is common to all the EEPROM devices.

The 256K EEPROM uses the three device address bits A2, A1, A0 to allow as many as eight devices on the same bus. These bits must compare to their corresponding hard-wired input pins. The A2, A1 and A0 pins use an internal proprietary circuit that biases them to a logic low condition if the pins are allowed to float.

The Module package device address word also consists of a mandatory one, zero sequence for the first four most significant bits. The next 3 bits are all zero.

The eighth bit of the device address is the read/write operation select bit. A read operation is initiated if this bit is high and a write operation is initiated if this bit is low.

Upon a compare of the device address, the EEPROM will output a zero. If a compare is not made, the device will return to a standby state.

**NOISE PROTECTION:** Special internal circuitry placed on the SDA and SCL pins prevent small noise spikes from activating the device.

**DATA SECURITY:** The FM24C256A has a hardware data protection scheme that allows the user to write protect the entire memory when the WP pin is at Vcc.



### **Write Operations**

BYTE WRITE: A write operation requires two 8-bit data word address following the device address word and acknowledgment. Upon receipt of this address, the EEPROM will again respond with a zero and then clock in the first 8-bit data word. Following receipt of the 8-bit data word, the EEPROM will output a zero and the addressing device, such as a microcontroller, must terminate the write sequence with a stop condition. At this time the EEPROM enters an internally-timed write cycle,  $t_{WR}$ , to the nonvolatile memory. All inputs are disabled during this write cycle and the EEPROM will not respond until the write is complete (refer to Figure 9).

**PAGE WRITE:** The 256K EEPROM is capable of 64-byte page writes.

A page write is initiated the same way as a byte write, but the microcontroller does not send a stop condition after the first data word is clocked in. Instead, after the EEPROM acknowledges receipt of the first data word, the microcontroller can transmit up to 63 more data words. The EEPROM will respond with a zero after each data word received. The microcontroller must terminate the page write sequence with a stop condition (refer to Figure 10).

The data word address lower six bits are internally incremented following the receipt of each data word. The higher data word address bits are not incremented, retaining the memory page row location. When the word address, internally generated, reaches the page boundary, the following byte is placed at the beginning of the same page. If more than 64 data words are transmitted to the EEPROM, the data word address will "roll over" and previous data will be overwritten.

ACKNOWLEDGE POLLING: Once the internally timed write cycle has started and the EEPROM inputs are disabled, acknowledge polling can be initiated. This involves sending a start condition followed by the device address word. The read/write bit is representative of the operation desired. Only if the internal write cycle has completed will the EEPROM respond with a zero allowing the read or write sequence to continue.

### **Read Operations**

Read operations are initiated the same way as write operations with the exception that the read/write select bit in the device address word is set to one. There are three read operations: current address read, random address read and sequential read.

CURRENT ADDRESS READ: The internal data word address counter maintains the last address accessed during the last read or write operation, incremented by one. This address stays valid between operations as long as the chip power is maintained. The address "roll over" during read is from the last byte of the last memory page to the first byte of the first page. The address "roll over" during write is from the last byte of the current page to the first byte of the same page.

Once the device address with the read/write select bit set to one is clocked in and acknowledged by the EEPROM, the current address data word is serially clocked out. The microcontroller does not respond with an input zero but does generate a following stop condition (refer to Figure 11).

RANDOM READ: A random read requires a "dummy" byte write sequence to load in the data word address. Once the device address word and data word address are clocked in and acknowledged by the EEPROM, the microcontroller must generate another start condition. The microcontroller now initiates a current address read by sending a device address with the read/write select bit high. The EEPROM acknowledges the device address and serially clocks out the data word. The microcontroller does not respond with a zero but does generate a following stop condition (refer to Figure 12).

SEQUENTIAL READ: Sequential reads are initiated by either a current address read or a random address read. After the microcontroller receives a data word, it responds with an acknowledge. As long as the EEPROM receives an acknowledge, it will continue to increment the data word address and serially clock out sequential data words. When the memory address limit is reached, the data word address will "roll over" and the sequential read will continue. The sequential read operation is terminated when the microcontroller does not respond with a zero but does generate a following stop condition (refer to Figure 13).



Figure 8. Device Address




Figure 9. Byte Write




Figure 10. Page Write






Figure 11. Current Address Read




Figure 12. Random Read






Figure 13. Sequential Read





### **Ordering Information**




#### Note:

- 1. For the details of Module package please contact local sales office.
- 2. For PD, M2F, M2P package: R class only. For SO, TS, MS and DN package: G class only.




### **Part Marking Scheme**


#### PDIP8



#### SOP8




#### TSSOP8






#### MSOP8




#### TDFN8







## **Packaging Information**

### PDIP 8









Symbol	MIN	MAX	
Syllibol	IVIIIN	IVIAA	
Α		5.000	
A1	0.380		
b	0.380	0.570	
b2	1.300	1.700	
С	0.200	0.360	
D	9.000	10.000	
E1	6.100	7.000	
E	7.320	8.250	
е	2.540(BSC)		
L	2.920	3.810	
eB		10.900	


#### NOTE:





SOP8













		ı
Symbol	MIN	MAX
Α	1.350	1.750
A1	0.050	0.250
b	0.330	0.510
С	0.150	0.250
D	4.700	5.150
E1	3.700	4.100
E	5.800	6.200
е	1.270	(BSC)
L	0.400	0.900
θ	0°	8°


NOTE:




### TSSOP8











Symbol	MIN	MAX
D	2.900	3.100
E1	4.300	4.500
b	0.190	0.300
С	0.090	0.200
E	6.200	6.600
Α		1.200
A1	0.050	0.150
е	0.650	(BSC)
L	0.450	0.750
θ	0°	8°


#### NOTE:



### MSOP8








Symbol	MIN	MAX	
Α	0.820	1.100	
A1	0.020	0.150	
b	0.220	0.380	
С	0.080	0.230	
D	2.900	3.100	
е	0.650 (BSC)		
E	2.900	3.100	
E1	4.750	5.050	
Ĺ	0.400	0.800	
θ	0°	8°	


#### NOTE:




### TDFN8



**Top View** 



**Bottom View** 



Side View

Symbol	MIN	MAX	
Α	0.700	0.800	
<b>A</b> 1	0.000	0.050	
D	1.900	2.100	
E	2.900	3.100	
D2	1.400	1.600	
E2	1.400	1.700	
k	0.150(MIN)		
b	0.180	0.300	
е	0.500(TYP)		
L	0.200	0.500	

#### NOTE:



## **Revision History**

Version	Publication date	Pages	Paragraph or Illustration	Revise Description
1.0	May. 2011	22		Initial Document Release.
1.1	Jun. 2011	23	Ordering Information Part Marking Scheme Packaging Information	Added the MSOP8 packaging type.
1.2	Apr. 2013	23	Disclaimer Ordering Information Part Marking Scheme Packaging Information	<ol> <li>Modified the Disclaimer.</li> <li>Removed 6-Pin module package offering</li> <li>Updated the "Ordering Information"</li> <li>Updated the "Part Marking Scheme"</li> <li>Updated the "Packaging Information".</li> </ol>
1.3	Oct. 2016	23	Ordering Information Part Marking Scheme Packaging Information	<ol> <li>Updated the "Ordering Information"</li> <li>Updated the "Part Marking Scheme"</li> <li>Updated the "Packaging Information".</li> </ol>
1.4	Jul. 2019	23	Packaging Information	Updated the "Packaging Information" of TSSOP8.
1.5	Jan. 2023	24	Power-up Timing Packaging Information	Added Power-up Timing     Updated the Packaging Information.
1.6	Sep.2023	24	Packaging Information	Updated the Packaging Information.



#### Sales and Service

#### Shanghai Fudan Microelectronics Group Co., Ltd.

Address: Bldg No. 4, 127 Guotai Rd, Shanghai City China.

Postcode: 200433

Tel: (86-021) 6565 5050 Fax: (86-021) 6565 9115

#### Shanghai Fudan Microelectronics (HK) Co., Ltd.

Address: Unit 506, 5/F., East Ocean Centre, 98 Granville

Road, Tsimshatsui East, Kowloon, Hong Kong

Tel: (852) 2116 3288 2116 3338

Fax: (852) 2116 0882

#### **Beijing Office**

Address: Room 423, Bldg B, Gehua Building, 1 QingLong Hutong, Dongzhimen Alley north Street, Dongcheng

District, Beijing City, China.

Postcode: 100007 Tel: (86-010) 8418 6608 Fax: (86-010) 8418 6211

#### **Shenzhen Office**

Address: Room.2306-2308, Building A7, Chuangzhi Cloud City, Liuxian Avenue, Xili Street, Nanshan District,

Shenzhen, China. Postcode: 518000

Tel: (86-0755) 8335 0911 8335 1011 8335 2011 8335

0611

Fax: (86-0755) 8335 9011

## Shanghai Fudan Microelectronics (HK) Ltd Taiwan Representative Office

Address: Unit 1225, 12F., No 252, Sec.1 Neihu Rd., Neihu

Dist., Taipei City 114, Taiwan Tel: (886-2) 7721 1889 Fax: (886-2) 7722 3888

# **Shanghai Fudan Microelectronics (HK) Ltd Singapore Representative Office**

Address: 47 Kallang Pudding Road, #08-06, The Crescent

@ Kallang ,Singapore 349318

Tel: (65) 6443 0860 Fax: (65) 6443 1215

#### **Fudan Microelectronics (USA) Inc.**

Address: 97 E Brokaw Road, Suite 320, San Jose, CA

95112

Tel: (+1)408-335-6936

Web Site: http://www.fmsh.com/